System generator如何與MATLAB進(jìn)行匹配？

system generator是xilinx公司的系統(tǒng)級(jí)建模工具，它是擴(kuò)展mathworks公司的MATLAB下面的simulink平臺(tái)，添加了XILINX FPGA專用的一些模塊。加速簡(jiǎn)化了FPGA的DSP系統(tǒng)級(jí)硬件設(shè)計(jì)。?但是對(duì)于初學(xué)者來(lái)說(shuō)，不知道什么版本的matlab和什么版本的sytem generator相匹配,以及如何將他們關(guān)聯(lián)在一起？讓我來(lái)告訴你吧！??For System Generator for DSP Release Notes and Known Issues, see?(Xilinx Answer 29595).?版本匹配：Operating System Support:

Windows 7 Professional

Windows XP Professional

Windows Server 2008

Red Hat Enterprise?6 Workstation

Red Hat Enterprise?5 Workstation

SUSE Linux Enterprise?11

Support for 32-bit and 64-bit on all OS

Required:

Optional:

Synopsys Synplify Pro H-2013.03

Mentor Graphics ModelSim 10.1b

System Generator for DSP 14.5Operating System Support:

Windows 7 Professional

Windows XP Professional

Windows Server 2008

Red Hat Enterprise?6 Workstation

Red Hat Enterprise?5 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.5 System Edition

MATLAB 2012a and 2012b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro H-2013.03

Mentor Graphics ModelSim 10.1b

System Generator for DSP 14.4 and Vivado System Generator 2012.4Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.4 System Edition

MATLAB R2011a, R2011b, 2012a and 2012b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro F-2011.12

Mentor Graphics ModelSim 10.1a?

System Generator for DSP 14.3 and Vivado System Generator 2012.3Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.3 System Edition

MATLAB R2011a, R2011b, 2012a and 2012b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro F-2012.03-SP1

Mentor Graphics ModelSim 10.1a

System Generator for DSP 14.2Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.2 System Edition

MATLAB R2011a, R2011b and 2012a?from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 10.1a

System Generator for DSP 14.1Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprize

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 14.1 System Edition

MATLAB R2011a and R2011bfrom the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 10.1a

System Generator for DSP 13.4Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.4 Logic Edition

MATLAB R2011a and Beta support for R2011b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.4 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

System Generator for DSP 13.3Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.3 Logic Edition

MATLAB R2010a, R2010b, or R2010bSP1 and R2011a from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.3 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

System Generator for DSP 13.2Operating System Support:

Windows 7 Professional

Windows XP Professional

Red Hat Enterprise 5 Workstation

Red Hat Enterprise 4 Workstation

SUSE Linux Enterprise

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.2 Logic Edition

MATLAB R2010a, R2010b, or R2010bSP1 from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.2 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

Beta support is provided for MATLAB 2011a

System Generator for DSP 13.1Operating System Support:

Windows 7

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 13.1 Logic Edition

MATLAB R2010a or R2010b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 13.1 - Embedded/System Editions

Beta support is provided for MATLAB 2011a

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.6d

System Generator for DSP 12.4Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.4 Logic Edition

MATLAB R2010a or R2010b from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 12.4 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.5c

System Generator for DSP 12.3Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.3 Logic Edition

MATLAB R2009b or R2010a from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Beta support for MATLAB 2010b

Optional:

ISE Design Suite 12.3 - Embedded/System Editions

Synopsys Synplify Pro E-2010.09-1

Mentor Graphics ModelSim 6.5c

System Generator for DSP 12.2Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.2 Logic Edition

MATLAB R2009b or R2010a from the MathWorks (requires Simulink Fixed-Point Toolbox for bus-widths greater than 53 bits)

Optional:

ISE Design Suite 12.2 - Embedded/System Editions

Synopsys Synplify Pro D-2010.03

Mentor Graphics ModelSim 6.5c

System Generator for DSP 12.1Operating System Support:

Windows XP

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

* Support for 32-bit and 64-bit on all OS

Required:

ISE Design Suite 12.1 Logic Edition

MATLAB R2009a or R2009b from the MathWorks

Optional:

ISE Design Suite 12.1 - Embedded/System Editions

Synopsys Synplify Pro D-2010.03

Mentor Graphics ModelSim 6.5c

System Generator for DSP and AccelDSP 11.4/11.5Operating System Support:System Generator and AccelDSP

Windows XP

System Generator only:

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10.1

Required:

ISE Design Suite 11.4 Logic Edition

MATLAB R2008a R2008b, R2009a or R2009b from The MathWorks

Optional:

ISE Design Suite 11.4 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 11.3Operating System Support:System Generator and AccelDSP

Windows XP

System Generator only:

Windows Vista

Red Hat Linux 4u7

Red Hat Linux 5u2

SUSE Linux 10

Required:

ISE Design Suite 11.3 Logic Edition

MATLAB R2008a R2008b, or R2009a from the MathWorks

Optional:

ISE Design Suite 11.3 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 11.2Operating System Support:

Windows XP (32 bit only) - Both System Generator and AccelDSP

Red Hat Linux 4u7 (32 and 64 bit) - System Generator only

Required:

ISE Design Suite 11.2 Logic Edition

MATLAB R2008a R2008b, or R2009a from the MathWorks

Optional:

ISE Design Suite 11.2 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 11.1Operating System Support:

Windows XP (32 bit only) - Both System Generator and AccelDSP

Red Hat Linux 4u7 (32 and 64 bit) - System Generator only

Required:

ISE Design Suite 11.1 Logic Edition

MATLAB R2008a or R2008b from the MathWorks

Optional:

ISE Design Suite 11.1 - Embedded/System Editions

Synopsys Synplify Pro 8.9

Mentor Graphics ModelSim 6.4b

System Generator for DSP and AccelDSP 10.1.03Required:

Windows XP (32 bit only)

ISE 10.1.03

ISE 10.1 IP Update 3

MATLAB R2007a, R2007b or R2008a from the MathWorks

Optional:

EDK 10.1.03

ChipScope 10.1.03

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP and AccelDSP 10.1.02Required:

Windows XP (32 bit only)

ISE 10.1.02

ISE 10.1 IP Update 2

MATLAB R2007a, R2007b or R2008a from the MathWorks

Optional:

EDK 10.1.02

ChipScope 10.1.02

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP and AccelDSP 10.1.01Required:

Windows XP (32 bit only)

ISE 10.1.01

ISE 10.1 IP Update 1

MATLAB R2007a or R2007b from the MathWorks

Optional:

EDK 10.1.01

ChipScope 10.1.01

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP and AccelDSP 10.1.00.1134Required:

Windows XP (32 bit only)

ISE 10.1

ISE 10.1 IP Update 0

MATLAB R2007a or R2007b from MathWorks

Optional:

EDK 10.1

ChipScope 10.1

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.3c

System Generator for DSP 9.2.01.1028Required:

Windows XP

ISE 9.2i Service Pack 3 or later

ISE 9.2i IP Update 2 or later

MATLAB R2006b or R2007a from MathWorks

Optional:

AccelDSP 9.2i

ISE 9.2i Service Pack 3 Virtex-5 LX220T/SXT Installer

EDK 9.2i

ChipScope 9.2i

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.1f

System Generator for DSP 9.2.00.967Required:

Windows XP

ISE 9.2i Service Pack 2 or later

ISE 9.2i IP Update 1 or later

MATLAB R2006b or R2007a from MathWorks

Optional:

ISE 9.2i Service Pack 2 Virtex-5 LX220T/SXT Installer

ChipScope 9.2i

Synplicity Synplify Pro 8.8.0.4

Model Technology ModelSim 6.1f

System Generator for DSP 9.1.01Required:

Windows XP

ISE 9.1i Service Pack 3 or later

ISE 9.1i IP Update 2 or later

MATLAB R2006a or R2006b from MathWorks; see?(Xilinx Answer 23145)?for the required MATLAB 2006a patch.

Optional:

ISE 9.1i Service Pack 3 Virtex-5 LX220T/SXT Installer

ChipScope 9.1i

EDK 9.1i

Synplicity Synplify Pro 8.6.2

Model Technology ModelSim 6.1f

System Generator for DSP 9.1Required:

Windows XP (Windows XP 64 bit is not currently supported)

ISE 9.1i Service Pack 2 or later

ISE 9.1i IP Update 1 or later

MATLAB R2006a or R2006b from MathWorks; see?(Xilinx Answer 23145)?for the required MATLAB 2006a patch.

Optional:

ISE 9.1i Service Pack 2 Virtex-5 LX220T/SXT Installer

ChipScope 9.1i

EDK 9.1i

Synplicity Synplify Pro 8.6.2

Model Technology ModelSim 6.1f

System Generator for DSP 8.2.x

PC Only ISE 8.2i Service Pack 3 or later

ISE 8.2i IP Update 2

ChipScope 8.2i

EDK 8.2i

R14 SP3 and R2006a from MathWorks; see?(Xilinx Answer 23145)?for the required MATLAB 2006a patch.

Synplicity Synplify Pro 8.4

Model Technology ModelSim 6.1b

Windows XP

System Generator for DSP 8.2

PC Only ISE 8.2i Service Pack 1 or later

ISE 8.2i IP Update 1

ChipScope 8.2i

EDK 8.2i

R14 SP3 and R2006a from MathWorks; see?(Xilinx Answer 23145)?for the required MATLAB 2006a patch.

Synplicity Synplify Pro 8.4

Model Technology ModelSim 6.1b

Windows XP

System Generator for DSP 8.1.01

PC Only ISE 8.1i Service Pack 2 or later

ISE 8.1i IP Update 1

ChipScope 8.1i

EDK 8.1i

R14 SP1, R14 SP2, R14 SP3, and R2006a from MathWorks; see?(Xilinx Answer 23145)?for the required MATLAB 2006a patch.

Synplicity Synplify Pro 8.4

Model Technology ModelSim 6.1b

Windows XP

System Generator for DSP 8.1

PC Only ISE 8.1i Service Pack 1 or later

PC Only ISE 7.1i Service Pack 4 or later

ChipScope 8.1i

ChipScope 7.1i

EDK 7.1i

R14 SP1, R14 SP2 and R14 SP3 from MathWorks

Windows XP

System Generator for DSP 7.1

PC Only ISE 7.1i Service Pack 1 or later

ChipScope 7.1i

EDK 7.1i SP2

R14, R14 SP1, R14 SP2 from MathWorks

Windows XP

System Generator for DSP 6.1

PC Only ISE 6.3i Service Pack 1 or later

IP Update 4

ChipScope 6.3i

EDK 6.3i

R13 SP1 or R14 from MathWorks

For information on installing System Generator for DSP 6.1.1 with ISE 6.2i, see?(Xilinx Answer 18964)

Windows XP

System Generator for DSP 3.1

PC Only ISE 5.2i Service Pack 1 or later

R13 from MathWorks

Synplify 7.2

Leonardo Spectrum 2002e

Windows 2000 and Windows XP

System Generator for DSP 2.3

PC Only ISE 5.1i

IP Update 1

R12 SP1 or R13 from MathWorks

Synplify 7.2

Leonardo Spectrum 2002d

Windows NT 4.0 Service Pack 6, Windows 2000, and Windows XP

System Generator for DSP 2.2

PC Only ISE 4.2i

IP Update 2

R12 SP1 from MathWorks

Synplify 7.1

Leonardo Spectrum 2002a

Windows NT 4.0 Service Pack 6 or greater, Windows 2000, and Windows ME

System Generator for DSP 2.1

PC Only ISE 4.1i Service Pack 1 or later

IP Update 1

R12 or R12 SP1 from MathWorks

Windows NT 4.0 Service Pack 6 or greater, Windows 2000, and Windows 98

System Generator for DSP 1.1

PC Only ISE 3.xi Service Pack 7 or later

IP Update 3

R11 SP1 or R12 from MathWorks

Windows NT 4.0 and Windows 98

System Generator for DSP 1.0

PC Only ISE 3.1i Service Pack 1 or later

IP Update 1 (d_ip1)

R11 SP1 from MathWorks

Windows NT 4.0 and Windows 98

也可以參考?如果安裝好了system generator(安裝ISE套件的時(shí)候一般會(huì)一起安裝的)和相應(yīng)的MATLAB后還需要做如下操作方能成功使用system generator?1、打開(kāi)“我的程序 ——> Xilinx Design Tools——> ?Xilinx Design Suit 14.2——>system generator MATLAB Configurator出現(xiàn)如下界面

一開(kāi)始出現(xiàn)的是no configured，Xilinx Suite選擇IDS，并在前面方框勾上，并確保MATLABD的安裝路徑是正確的，注意MATLAB的安裝路徑不能出現(xiàn)中文和空格。最后點(diǎn)擊Apply，稍等一會(huì)...Status就會(huì)出現(xiàn)Configured。?說(shuō)明system generator和MATLAB已經(jīng)關(guān)聯(lián)成功！來(lái)源：孤虛散人的博客 ??

閱讀全文

matlab(228270) matlab(228270)
賽靈思(130433) 賽靈思(130433)
Xilinx(119164) Xilinx(119164)

評(píng)論

相關(guān)推薦

如何使用MATLAB進(jìn)行串行通信

在本教程中，我們將學(xué)習(xí)如何使用 MATLAB 進(jìn)行串行通信。對(duì)于串行通信的接收端，我們?cè)谶@里使用Arduino。

2022-11-01 16:38:58

2082

MATLAB 的system generator仿真閃退

最近在搞system generator仿真，發(fā)現(xiàn)getway in這個(gè)模塊參數(shù)設(shè)置變化導(dǎo)致MATLAB閃退問(wèn)題，貼圖如下其中g(shù)etway in 這個(gè)模塊數(shù)據(jù)類型換成定點(diǎn)有符號(hào)或者無(wú)符號(hào)數(shù)都不得行，換成布爾值又會(huì)出現(xiàn)錯(cuò)誤，不知為何??！求教。

2018-01-05 21:43:53

MATLAB2013中Synchronized 6-Pulse Generator在哪兒

MATLAB2013中Synchronized 6-Pulse Generator在哪兒著實(shí)找不到

2016-04-19 11:47:33

System Generator for DSP的許可證失敗

你好：我是一個(gè)購(gòu)買的帳戶，所以我的許可證應(yīng)該允許訪問(wèn)所有內(nèi)容。但是當(dāng)我使用System Generator for DSP時(shí)，系統(tǒng)說(shuō)我的SysGen簽出許可證失敗了。有人知道怎么解決嗎？謝謝

2019-01-28 07:16:36

System Generator for DSP（SysGen）的許可證簽出失敗

錯(cuò)誤：System Generator for DSP（SysGen）的許可證簽出失敗。無(wú)法聯(lián)系Xilinx許可證管理器。請(qǐng)檢查以下內(nèi)容：（1）XILINX環(huán)境變量指向有效的ISE安裝（2

2018-12-29 10:35:12

System Generator中的PID控制器是如何設(shè)計(jì)的？

FPGA中的數(shù)字控制器是什么？System Generator中的PID控制器是如何設(shè)計(jì)的？

2021-04-08 06:51:46

System Generator找不到主板

大家好，這是我第一次使用System Generator工具，如果有人能夠解決一個(gè)不讓我繼續(xù)參與我的硬件協(xié)同仿真項(xiàng)目的問(wèn)題，我想。我正在使用Matlab R2013b，Xilinx ISE 14.7

2020-03-23 06:53:11

System Generator是MatLab到RTL的轉(zhuǎn)換嗎

根據(jù)我的理解，System Generator是MatLab到RTL的轉(zhuǎn)換，因此不包括Vivado的優(yōu)化過(guò)程。問(wèn)題1--是真的。確實(shí)，Vivado中的優(yōu)化將大大改變系統(tǒng)描述，而系統(tǒng)描述不會(huì)向后兼容

2019-04-25 12:47:45

matlab與System generator 10.1的兼容性

. But when it comes on selecting Matlab version for System generator 10.1 it displays both versions

2019-05-27 06:30:15

matlab跟adams之間怎么設(shè)置才匹配

我想讓adams驅(qū)動(dòng)旋轉(zhuǎn)15d*sin（time），在matlab里是不是就直接給模型加上一個(gè)正弦信號(hào)并把大小改為15。。。我把這樣給信號(hào)跟adams里這樣給信號(hào)得出的結(jié)果比較了下發(fā)現(xiàn)不一樣。請(qǐng)問(wèn)應(yīng)該怎么設(shè)置？matlab跟adams之間怎么設(shè)置才匹配，求解答...

2021-09-15 07:14:40

system Generator無(wú)法正常工作

HI，我正在使用System Generator 2014.4 30天評(píng)估包，Matalb 2014B。簡(jiǎn)單地說(shuō)我想使用FIR編譯器，當(dāng)我嘗試編輯它的參數(shù)時(shí)，我得到了兩個(gè)錯(cuò)誤： - 1.“來(lái)自MEX

2020-03-24 09:01:59

system Generator，F(xiàn)IR編譯器5輸入正弦波得到的振幅很大

with FIR compiler 5.0 , in system generator. When i givea inputsinewave( amplitude of 1, 1 MHz

2019-02-12 11:20:48

HDL編碼器和Xilinx系統(tǒng)發(fā)生器之間的區(qū)別

, I have this basic doubt that why at all HDL coder is there in Matlab when we have system generator

2018-12-18 10:40:58

ISE 與matlab連接問(wèn)題 system generator for DSP simulink

=entiresite&q=Xilinx+System+Generator+就這一片還有點(diǎn)價(jià)值，但是怎么連接，matlab官網(wǎng)上說(shuō)xilinx DSPsystem generator

2013-10-05 11:59:34

ISE和System Generator何時(shí)才能勝任64位Windows 7？

USE和System Generator何時(shí)才能勝任64位Windows 7？以上來(lái)自于谷歌翻譯以下為原文When will ISE and System Generator be qualified for 64 bit Windows 7?

2018-11-26 15:05:56

altera與matlab是否有system generator做硬件協(xié)仿真？

翻譯成verilog，在FPGA里面實(shí)現(xiàn)，即system generator。altera有沒(méi)有類似的接口，與matlab可以互連，直接在matlab里設(shè)計(jì)我所需要的算法，在翻譯成verilog？

2015-01-14 14:20:50

【Artix-7 50T FPGA試用體驗(yàn)】模板匹配

進(jìn)行比較（要比較10次），計(jì)算他們之間的互相關(guān)量，互相關(guān)量最大的哪一個(gè)就是識(shí)別的數(shù)字（PS：有點(diǎn)后悔沒(méi)好好學(xué)線性代數(shù)了），這個(gè)是模板匹配。4.在保存模板的時(shí)候，需要用到matlab軟件，可以使用自帶

2016-12-19 01:19:43

使用system generator 設(shè)計(jì)了一個(gè)ifft ,結(jié)果總是不對(duì)

各位好，最近在使用system generator 搭建一個(gè)ifft設(shè)計(jì)模塊，使用ise調(diào)用，但是在下載到板子后，示波器輸出波形去在沒(méi)有輸入的情況下仍然有波形，確定不是噪聲，波形還是很規(guī)律，求解釋呀！

2016-07-13 13:21:30

使用system generator時(shí)matlab崩潰

使用system generator導(dǎo)入xilinx模塊時(shí)，只要連線兩個(gè)模塊，matlab就崩潰，有知道原因的大佬嗎？

2018-01-19 17:54:57

使用賽靈思MATLAB & Simulink Add-on插件面向Versal AI引擎設(shè)計(jì)

賽靈思 MATLAB & Simulink Add-on插件是將 ModelComposer 和 System Generator forDSP完美結(jié)合的統(tǒng)一工具。

2021-01-28 06:33:40

關(guān)于MATLAB和ISE聯(lián)合仿真

利用system generator將ISE和MATLAB關(guān)聯(lián)，但是打開(kāi)simulink的過(guò)程中出現(xiàn)如下圖情況求問(wèn)為何？過(guò)程中完全按照流程，分別給MATLAB以管理員權(quán)限，而且版本匹配，ISE14.7和MATLAB13a。

2017-12-26 21:51:55

可以使用Vivado安裝Xilinx系統(tǒng)生成器嗎

大家好我可以在Matlabwith Vivado上安裝Xilinxsystem生成器嗎？有了ISE，有一個(gè)應(yīng)用程序調(diào)用System Generator Matlab Configuration

2018-12-27 10:57:02

可以使用基于Vivado的System Generator來(lái)開(kāi)發(fā)ISE系統(tǒng)嗎？

14.2>系統(tǒng)生成器> System Generator Matlab配置器并選擇Matlab 2012a，為Matlab 2012a配置System Generator選擇開(kāi)始>

2018-12-27 10:55:34

在System Generator設(shè)計(jì)運(yùn)行時(shí)修改參數(shù)的常用方法是什么？

大家好，我正在使用具有Virtex-4 FX100的定制板。在內(nèi)部，有一個(gè)基于VHDL的框架，它將定制板上的不同部分與“DSP內(nèi)核”連接，后者是在System Generator下開(kāi)發(fā)的。在這

2019-01-15 10:39:11

在system generator設(shè)計(jì)下載到FPGA中出現(xiàn)錯(cuò)誤

在system generator中，我把（-128~127），變?yōu)椋?1~1），但是下載到硬件中，使用chipscope抓取到的數(shù)據(jù)確實(shí)（-128~127），請(qǐng)問(wèn)是怎么回事

2016-08-10 15:32:38

基于System Generator處理圖像

有做System Generator處理圖像的嗎？遇到一些問(wèn)題，一起商量下

2020-09-28 19:04:58

如何使用System Generator來(lái)創(chuàng)建自己的IP核

嗨，我正在嘗試學(xué)習(xí)如何使用System Generator來(lái)創(chuàng)建自己的IP核。首先，我在DocNav中找到了一個(gè)ug948-vivado-sysgen-tutorial文檔。我在哪里可以找到本文檔中描述的示例？我在安裝目錄中的“examples”文件夾中找不到完全相同的示例。提前致謝馬丁

2020-05-22 07:22:09

安裝System Generator時(shí)System Generator for DSP這個(gè)選項(xiàng)沒(méi)有出現(xiàn)怎么辦？

各位大佬，我在安裝System Generator時(shí)，跟著教程走，發(fā)現(xiàn)在vivado中沒(méi)有出現(xiàn)System Generator for DSP這個(gè)選項(xiàng)，請(qǐng)問(wèn)是我哪里安裝得不對(duì)嗎？

2023-09-26 21:54:58

安裝SDx 2017.2時(shí)無(wú)法安裝System Generator

當(dāng)我完成SDx 2017.2的安裝時(shí)，沒(méi)有安裝System Generator的選項(xiàng)。我正在運(yùn)行從Xilinx下載的安裝程序：https：//www.xilinx.com/member/forms

2019-01-07 10:59:00

怎么使用System Generator Toolbox在Simulink/Matlab中輸入端口

你好，我叫Joaquín。有人知道，我可以在Matlab / Simulink中使用System Generator創(chuàng)建一個(gè)雙向（inout）端口。我正在嘗試為Xilinx的外部存儲(chǔ)器創(chuàng)建一個(gè)接口

2019-05-09 14:36:24

怎么在Matlab中實(shí)現(xiàn)數(shù)字通信FPGA硬件設(shè)計(jì)？

System Generator for DSP的特點(diǎn)是什么？如何使用System Generator for DSP實(shí)現(xiàn)系統(tǒng)級(jí)建模？怎么在Matlab中實(shí)現(xiàn)數(shù)字通信FPGA硬件設(shè)計(jì)？

2021-04-29 06:20:46

怎么在system generator中設(shè)計(jì)一個(gè)存儲(chǔ)信號(hào)的模塊

最近在使用system generator設(shè)計(jì)一個(gè)rs編碼譯碼的模型，總的思想是在rs編碼產(chǎn)生信號(hào)后，插入一個(gè)誤碼，然后作為信號(hào)源進(jìn)行解碼，看是否能夠正常的進(jìn)行解碼，求解是怎么才能把rs編碼后的信號(hào)存儲(chǔ)起來(lái)作為信號(hào)源

2016-07-20 20:13:59

找不到路徑“C：\Xilinx2\14.7\ISE_DS\ISE\bin\nt64”

嗨，我剛剛安裝了ISE 14.7系統(tǒng)版本，并將System Generator鏈接到MATLAB（2014a）。但是當(dāng)我嘗試打開(kāi)simulink以使用Xilinx System Generator

2018-12-12 10:54:08

是否可以在沒(méi)有Matlab的幫助下進(jìn)行Img和vdeo處理inzed

of Matlab.(In Matlab we can use system generator and do hardware co-sim). if yes can you send me the link for tutorials.? thank you in advance

2018-12-18 10:44:47

有用Xilinx的system generator做圖像處理的嘛？求交流

有用Xilinx的system generator做圖像處理的嘛？求交流。我正在用這個(gè)做圖像處理，已經(jīng)用了3個(gè)月了，在做一些算法，遇到一些困難，求一起交流學(xué)習(xí)。發(fā)現(xiàn)用這個(gè)開(kāi)發(fā)的人真不多啊。

2014-05-09 14:57:21

用system generator設(shè)計(jì)的時(shí)候總會(huì)出現(xiàn) “Error occurred during "Simulation Initialization" ”

軟件的問(wèn)題，安了很多版本的ISE和MATLAB，嚴(yán)格按照Xilinx官網(wǎng)上介紹的匹配版本進(jìn)行匹配，結(jié)果總是這個(gè)錯(cuò)誤，這個(gè)問(wèn)題快糾結(jié)一個(gè)月了，求大神指點(diǎn)啊啊啊

2016-07-13 23:12:36

用于代碼生成的系統(tǒng)生成器怎么運(yùn)行

嗨，我使用System Generator 13.2和Matlab / Simulink 2010b。當(dāng)我要開(kāi)始一個(gè)大項(xiàng)目時(shí)，我試圖在小型模型（解調(diào)器，過(guò)濾器等）中進(jìn)行模擬，然后再實(shí)例化。在模擬我

2019-02-12 07:42:29

系統(tǒng)發(fā)生器沒(méi)有看到任何xilinkx文件夾出現(xiàn)在matlab toolboox路徑中

系統(tǒng)生成器示例。能否請(qǐng)你幫忙？最好以上來(lái)自于谷歌翻譯以下為原文hi everyone,I installed sysyem generator to use it via matlab simulink

2018-12-04 11:11:00

系統(tǒng)生成器的版本與Vivado不兼容

the installation of System Generator for Vivado 15.2 Please note that I have matlab14b installed on my system. Thank you-Kamath

2018-12-17 11:49:00

誰(shuí)有xilinx公司的網(wǎng)絡(luò)教程“利用 System Generator 進(jìn)行 D...

xilinx公司的網(wǎng)絡(luò)教程“利用 System Generator 進(jìn)行 DSP 設(shè)計(jì)”誰(shuí)有？上傳一份給小弟吧

2013-03-14 12:17:03

重新安裝Matlab后如何重新安裝System Generator

以前，我們有Matlab 2006a和ISE 8.2i，并且正在使用System Generator。我們不得不重新安裝Matlab 2006a以啟用新的工具箱，但現(xiàn)在Simulink中沒(méi)有

2018-11-19 14:42:56

matlab入門手冊(cè)pdf下載

MATLAB System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3MATLAB Documentation . . . . . . . . . . . . . . .

2008-06-13 10:47:25

142

基于System Generator的Gardner算法設(shè)計(jì)

采用Gardner算法，對(duì)QPSK調(diào)制解調(diào)系統(tǒng)中的位同步系統(tǒng)進(jìn)行設(shè)計(jì)與實(shí)現(xiàn)，大大提高了系統(tǒng)性能和資源利用率。重點(diǎn)闡述采用FPGA開(kāi)發(fā)環(huán)境System Generator系統(tǒng)設(shè)計(jì)工具進(jìn)行位同

2010-07-21 16:12:40

用matlab來(lái)實(shí)現(xiàn)fpga功能的設(shè)計(jì)

用matlab來(lái)實(shí)現(xiàn)fpga功能的設(shè)計(jì) 摘要：System Generator for DSP是Xilinx公司開(kāi)發(fā)的基于Matlab的DSP開(kāi)發(fā)工具?熗?時(shí)也是一個(gè)基于FPGA的信號(hào)處理建模和設(shè)計(jì)工具。

2008-01-16 18:10:54

11207

深入了解賽靈思System Generator中的時(shí)間參數(shù)

深入了解賽靈思System Generator中的時(shí)間參數(shù) 　基于模型的設(shè)計(jì)(MBD)因其在縮小實(shí)時(shí)系統(tǒng)抽象的數(shù)學(xué)建模和物理實(shí)現(xiàn)之間差距方面的光明前景而備受關(guān)注。通過(guò)使用相同的

2009-12-29 11:40:30

1300

HDL設(shè)計(jì)和驗(yàn)證與System Generator相結(jié)合

HDL設(shè)計(jì)和驗(yàn)證與System Generator相結(jié)合 Xilinx®SystemGeneratoRForDSP是用來(lái)協(xié)助系統(tǒng)設(shè)計(jì)的MATLABSimulink模塊集。SystemGeneratorforDSP在熟悉的MATLAB環(huán)境中引入XilinxFPGA對(duì)象，讓您能夠

2010-01-06 14:39:30

1181

基于System Generator的QPSK數(shù)字調(diào)制器設(shè)計(jì)

該設(shè)計(jì)是基于System Generator設(shè)計(jì)平臺(tái),在Matlab／Simulink環(huán)境下搭建系統(tǒng)模型,再進(jìn)行功能仿真和驗(yàn)證,完成QPSK調(diào)制器的設(shè)計(jì)。仿真結(jié)果表明,所設(shè)計(jì)的調(diào)制器能產(chǎn)生正確QPSK波形,達(dá)到了預(yù)期效果

2011-10-17 16:10:51

基于System Generator的數(shù)字下變頻設(shè)計(jì)

Xilinx公司推出的DSP設(shè)計(jì)開(kāi)發(fā)工具System Generator是在Matlab環(huán)境中進(jìn)行建模，是DSP高層系統(tǒng)設(shè)計(jì)與Xilinx FPGA之間實(shí)現(xiàn)的橋梁。在分析了FPGA傳統(tǒng)級(jí)設(shè)計(jì)方法的基礎(chǔ)上，提出了基于System Generator的

2013-01-10 16:51:24

用MATLAB程序進(jìn)行圖像處理

matlab進(jìn)行圖像處理過(guò)程方法指導(dǎo)...

2015-11-30 18:02:58

System Generator的設(shè)計(jì)實(shí)例

Xilinx FPGA工程例子源碼：System Generator的設(shè)計(jì)實(shí)例

2016-06-07 14:41:57

System generator DSP48E1 (2)：四路加法器

環(huán)境 ?Matlab 2014 a ?Vivado 2014.4 ?System generator 2014.4 實(shí)現(xiàn)步驟 1、模型搭建與仿真在simulink環(huán)境下工程搭建如下圖3 四路加

2017-02-08 01:10:08

473

Xilinx System Generator大幅簡(jiǎn)化無(wú)線系統(tǒng)設(shè)計(jì)

for DSP2015.3版，該工具可讓系統(tǒng)工程師運(yùn)用賽靈思All Programmable器件設(shè)計(jì)高性能的DSP系統(tǒng)。借助新的System Generator，算法開(kāi)發(fā)人員可在其熟悉的MATLAB

2017-02-09 01:23:41

279

System Generator實(shí)現(xiàn)串口通信（一行HDL代碼都不用寫）

一直都在System Generator下做圖像處理相關(guān)的算法，感覺(jué)SysGen挺強(qiáng)大的，前幾天突發(fā)奇想，能否直接用SysGen實(shí)現(xiàn)數(shù)據(jù)的通信呢，畢竟一句HDL代碼都不寫對(duì)于做FPGA的人來(lái)說(shuō)卻是很有吸引力的。

2017-02-10 19:51:11

2618

基于System Generator的FPGA開(kāi)發(fā)總結(jié)

前一陣一直在忙，所以沒(méi)有來(lái)得及寫博文。弄完雜七雜八的事情，又繼續(xù)FPGA的研究。使用Verilog HDL語(yǔ)言和原理圖輸入來(lái)完成FPGA設(shè)計(jì)的方法都試驗(yàn)過(guò)了，更高級(jí)的還有基于System Generator和基于EDK/Microblaze的方法。

2017-02-11 03:10:11

8192

system generator入門筆記

System Generator是Xilinx公司進(jìn)行數(shù)字信號(hào)處理開(kāi)發(fā)的一種設(shè)計(jì)工具，它通過(guò)將Xilinx開(kāi)發(fā)的一些模塊嵌入到Simulink的庫(kù)中，可以在Simulink中進(jìn)行定點(diǎn)仿真，可是設(shè)置

2017-02-11 11:53:11

3778

基于MATLAB的語(yǔ)音信號(hào)識(shí)別及矢量模式匹配_承江紅

基于MATLAB的語(yǔ)音信號(hào)識(shí)別及矢量模式匹配_承江紅

2017-03-18 09:12:42

利用模塊化建模方法實(shí)現(xiàn)基于System Generator的控制器導(dǎo)出并多軟硬件仿真驗(yàn)證

利用System Generator軟件平臺(tái)，實(shí)現(xiàn)基于模塊化建模方法的變換器建模，并簡(jiǎn)化語(yǔ)言編寫控制系統(tǒng)的復(fù)雜過(guò)程。研究了從MATLAB-Xilinx環(huán)境中導(dǎo)出使用模塊化建模方法搭建的控制算法。通過(guò)

2017-11-15 14:31:34

4985

FPGA開(kāi)發(fā)之算法開(kāi)發(fā)System Generator

Vivado HLS。本文主要講述第二種方法的配置方法。 system Generator System generator 可以和 ISE or Vivado 進(jìn)行無(wú)縫連接。但是需要有個(gè)版本

2017-11-17 14:29:06

7298

基于System Generator的Rife算法設(shè)計(jì)實(shí)現(xiàn)與仿真分析

在FPGA中更快、更準(zhǔn)確地實(shí)現(xiàn)。給出了Rife算法的描述和實(shí)現(xiàn)結(jié)構(gòu)框圖，并在System Generator和ISE環(huán)境中進(jìn)行了仿真，驗(yàn)證了設(shè)計(jì)的正確性。頻率測(cè)量在電子偵察中扮演了重要的角色[1]。隨著電子技術(shù)的發(fā)展，傳統(tǒng)的偵察接收機(jī)向著數(shù)字化、軟件化方向發(fā)展[2]。

2017-11-18 09:01:51

2208

基于Xilinx System Generator設(shè)計(jì)平臺(tái)快速構(gòu)建PID算法以及完成硬件實(shí)現(xiàn)過(guò)程詳解

Xilinx System Generator 是專門為數(shù)字信號(hào)算法處理而推出的模型化設(shè)計(jì)平臺(tái)，可以快速、簡(jiǎn)單地將DSP系統(tǒng)的抽象算法轉(zhuǎn)換成可綜合的、可靠的硬件系統(tǒng)，彌補(bǔ)了大部分對(duì)C語(yǔ)言以及Matlab工具很熟悉的DSP工程師對(duì)于硬件描述語(yǔ)言VHDL和Verilog HDL認(rèn)識(shí)不足的缺陷。

2018-07-19 09:32:00

3716

PLD/FPGA常用開(kāi)發(fā)軟件System Generator 9.10的免費(fèi)下載

PLD/FPGA 常用開(kāi)發(fā)軟件System Generator 9.10。業(yè)內(nèi)領(lǐng)先的高級(jí)系統(tǒng)級(jí)FPGA開(kāi)發(fā)高度并行系統(tǒng)。

2017-11-26 11:34:56

MATLAB如何實(shí)現(xiàn)圖像增強(qiáng)灰度變換直方圖均衡匹配

在MATLAB數(shù)字圖像處理領(lǐng)域，如何實(shí)現(xiàn)空間域圖像增強(qiáng)的灰度變換，以及圖像直方圖的均衡和匹配(配準(zhǔn))?本文通過(guò)大量的圖片增強(qiáng)案例，從圖像的顯示效果和灰度直方圖分析入手，通過(guò)自編程，詳細(xì)地講解了圖像

2018-01-13 21:56:04

9989

利用 ISE 和 System Generator for DSP 10.1 提高 DSP 設(shè)計(jì)生產(chǎn)率

本視頻產(chǎn)品演示介紹了 Xilinx 系統(tǒng)生成器（System Generator）和 Xilinx ISE? 項(xiàng)目瀏覽器（Project Navigator）設(shè)計(jì)環(huán)境之間的新整合。

2018-06-06 13:46:00

3024

如何將IP模塊整合到System Generator for DSP中

了解如何將Vivado HLS設(shè)計(jì)作為IP模塊整合到System Generator for DSP中。了解如何將Vivado HLS設(shè)計(jì)保存為IP模塊，并了解如何將此IP輕松整合到System Generator for DSP的設(shè)計(jì)中。

2018-11-20 05:55:00

2940

如何在System Generator中使用多個(gè)時(shí)鐘域?qū)崿F(xiàn)復(fù)雜的DSP系統(tǒng)

了解如何在System Generator中使用多個(gè)時(shí)鐘域，從而可以實(shí)現(xiàn)復(fù)雜的DSP系統(tǒng)。

2018-11-27 06:42:00

3450

如何使用Vivado System Generator for DSP進(jìn)行以太網(wǎng)硬件協(xié)同仿真

了解如何使用Vivado System Generator for DSP進(jìn)行點(diǎn)對(duì)點(diǎn)以太網(wǎng)硬件協(xié)同仿真。 System Generator提供硬件協(xié)同仿真，可以將FPGA中運(yùn)行的設(shè)計(jì)直接整合到Simulink仿真中。

2018-11-23 06:02:00

4262

賽靈思宣布推出高級(jí)設(shè)計(jì)工具 System Generator for DSP 2015.3版

System Generator 數(shù)字上下變頻 (DUC/DDC)模塊集的易用性大幅提升，使得更加便于無(wú)線算法開(kāi)發(fā)。這些新型模塊還添加了有助于加速驗(yàn)證和編譯運(yùn)行時(shí)間的增強(qiáng)功能，所有這些模塊提供了七八種參數(shù)設(shè)置。

2019-07-31 09:22:49

2293

基于MATLAB 的 WLAN System Toolbox的性能分析和介紹

WLAN System Toolbox 擴(kuò)展了 MATLAB 針對(duì)無(wú)線開(kāi)發(fā)方面的功能，提供了符合 IEEE 802.11ac 和 802.11b/a/g/n 標(biāo)準(zhǔn)的可配置物理層波形。該系統(tǒng)工具箱提供了一些參考設(shè)計(jì)，供開(kāi)發(fā)基帶規(guī)范以及解調(diào)和還原信號(hào)。用戶還可以研究 RF 設(shè)計(jì)和干擾源對(duì)系統(tǒng)性能的影響。

2019-09-18 16:34:53

4570